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Abstract of thesis entitled: 
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September 2005 
The basic concept of the filter was developed in 1915. The algorithm, architecture 
and the implementation of the filter have been well developed during the past 90 
years. Different types of filters (e.g. switched capacitor, gm-C, active R C and LC 
filter) are still used in various applications. This research focuses on the active RC 
filter for audio band applications. 
Current division technique was developed in 90s, and it has been used in 
digital-to-analog converters. In this work, current division technique is first applied 
into active R C filter design. The main idea is to vary the R C time constant by a 
digitally controlled current division network, such that the cutoff frequency can be 
changed. The main advantages of this new tuning technique are small chip size and 
wide tuning range. 
A fourth order Butterworth active RC filter applying the new technique is designed. 
The test chip is fabricated in a 0.35|Lim C M O S technology and occupies 0.8mm^, 
consumes 6 m W from 1.8V supply. Its frequency tuning range is from 1.25k Hz to 













率範圍為1. 25kHz到44. 3kHz，總諸波失真約-50dB。 
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CHAPTER 1 INTRODUCTION 
CHAPTER 1 
Int roduct ion 
1.1 Overview of filter 
1.1.1 History 
The basic concept of the filter was developed in 1915 by Wagner in Germany and 
Campbell in the United States. [1] The early application target of the filter was 
telephony. However there was no standard filter design approach until 1940s. The 
major progress in filter theory was accomplished under mathematically rigorous and 
scholastically satisfying in 1940s. Initially, the filter was made of some lossless 
components, such as capacitor and inductors. However the price of the inductor was 
too high and the size of the inductor was also too large, especially for low frequency 
application, this made a barrier for the development of filter design. 
In the late 1940’s a new type of analog filter, was invented. Active filters developed 
rapidly under the great support by solid-state device and the development of the 
inexpensive monolithic operational amplifier. [1] [2] 
In the 1970s, some sampled data filters appeared and a well known example was 
switched-capacitor filter. Since these filters were discontinuous in time as a result of 
the switching, reconstruction filters were needed for the continuous-time applications. 
At that time, switched capacitor filter was the heat topic for the research under the 
advantages for integrated circuit. However, the researchers have paid attention back 
to continuous filters in recently 20 years since the switched capacitor filters could not 
meet the requirement for all the applications. [3] Nowadays, the researchers always 
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base on the following direction to develop the filter 
1) N e w filter transfer function type 
2) N e w design procedures for simulation and optimization 
3) N e w circuit implementation 
1.1.2 Application of analog filter 
Although many filtering applications are handled by digital filters, there are a 
number of situations in which analog continuous time filters are either a necessity or 
provide a more economical solution, especially for interface circuits. 
The main applications of active filter are selection of a signal from other frequencies, 
estimating a signal in noise, frequency selections decoding, intentionally 
frequency-limiting a signal, contributing to the demodulation of signals rejection of 
interference signals and separation of signals according to frequency bands. 
For example, electroencephalogram (EEG) signals are low-level with high source 
impedance. So the electrodes with high impedance are used to measure that signal. 
However this also couples the environment noise (eg.60Hz, 120Hz from fluorescent 
lighting and other electrical appliances) to the signal. Therefore, a lowpass filter is 
used to suppress the 60Hz and 120Hz components. Thus, a lowpass analog filter is 
the key component in the biomedical instruments. [4] 
Besides that, analog filter is also very important in digital signal processing. 
According the Nyquist theorem, the sample rate must be greater than twice the 
highest frequency of the signal. Under normal situation, the signal is first filtered by 
an analog lowpass filter in order to confine the bandwidth. For example, the sample 
rate is 8000 samples/second in speech processing and a lowpass filter with 3kHz 
- 2 -
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cutoff frequency is used. [4] 
The designer would like to choose different type of filter based on the operation 
r 
frequency of different applications. Figure 1.1 shows the possible choice of filter at 
different operating frequencies. [V 
Discrete analog active RC filters 
Switch capacitor filters 
Integrated analog active filters 
Passive LC filters 
waveguide 
1 I I I ^ ^ I _ _ I _ _ I _ _ I ^ I I I ^ I ^ L _ 
1 10 102 10^ 104 105 106 107 108 109 10" 
Frequency / Hz 
Figure 1.1 Choice offilter type at different operating frequency 
Above figure shows the possibility of the solutions. The cost and the accuracy of the 
filter are the important considerations for an engineer. The process variation of the 
chip fabrication always makes trouble to the accuracy of the filter. Thus, passive LC 
filters is still a better choice at some applications. However, an inductor with high 
quality is quite expensive. 
1.1.3 Category of continuous time filters 
• Passive Filter 
As mentioned as before, passive filter is the earliest type of filter. The development 
of other filters is also based on it. For example, G m - C filter can be obtained if the 
inductors are replaced by capacitors and trans-conductors. Therefore, passive filter is 
always considered as the fundamental of the filter design. Figure 1.2 shows an 
example of a low pass passive filter. 
- 3 -
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p o ^  
V i n X — r - " T " v。ut ^ 
($) T T M 
Figure 1.2 A LC low pass filter 
The linearity of the passive filter is the best among other filters because of the linear 
nature of those passive elements. This also advantages the dynamic range of the input 
and output signals. The other attractive point is that there is no biasing circuitry, the 
filter is only a input-driven circuit, thus no power limitation on the design of the 
passive filter. 
However making a high quality inductor is a challenge in the fabrication process, 
researchers are still finding a better way to implement a high quality inductor on the 
chip. Besides that, the inductors and capacitors occupy too much area on the chip, 
which increases the cost of the filter, so passive filter is rarely used except RF 
application. 
• Active RC filter 
The general building blocks of active RC filter are operational amplifiers (op amps), 
resistors and capacitors. There are two main design approaches for design of active 
R C filter. One is replacing the inductors in a LC ladder filter by op amps and 
resistors. Another approach is using the state variable method, which will be 
introduced at later section. Figure 1.3 shows an example of an active RC low pass 
filter. 
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= = r 
Figure 1.3 A active RC lowpass filter 
Active R C filter is widely used at the audio band because of its good linearity 
performance. However the performance of the filter is always limited by the 
non-idealities of the op amp. 
. M O S F E T - C Filter 
Basically, M O S E F E T - C filter is like to active RC filter. The only different between 
them is that, the resistors of the active RC filter are all replaced by the transistors. 
And those transistors are biased at the linearity region. Figure 1.4 shows an example 
of a M O S F E T - C lowpass filter. 
^ ^ ^ Vout 
VcTRL ^ ^ ^ 
Figure 1.4 A MOSFET-C lowpass filter 
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M O S F E T - C filter is usually more compacted than active R C filter since much area 
is saved after removing the resistors. Moreover the resistance of the transistor can be 
I 
controlled by the gate voltage, this makes the filter be tunable. But it also introduces 
the nonlinearity to the filter. From (eq. 1.1), we can see that there is no purely linear 
relationship between resistance and gate voltage, so it will degrade the performance 
of linearity of the M O S F E T 一 C filter. 
R。n-、J^L-vt„、 (eq.") 
• Gm-C Filter 
The basic building blocks of a Gm-C filter are trans-conductors and capacitors. 
Nowadays, it is widely used in high frequency applications range from several 
megahertz to hundreds of megahertz. The design is also based on R L C networks, 
realizes the resistors by trans-conductors and emulates the inductors by Gm-C 
gyrators. An example is shown at Figure 1.5. [3: 
I 】 二 f — J J V ^ 、 
V叨•令--vw >—' ~ ~ r r 1 
二 C2 L3 〒。4 L。Cr二 ^ 
~ .,,.,.. - I I .1 : -,..„.„,.,.„.— 一二.••；L-R— 
(a) 
..一„„.:.”.;，『‘.‘;_‘逃們I^II^ •A/R.-NJ,.JMW• - -H;,- AT. I . I • . .—IJ：— 二 ^ 
^ 〒 ， I 确 I I . D 
J". ™L 广” —I— 
工 3. 丁。3 工 5 工 5 
(b) 
Figure 1.5 Transformation from (a) passive LC to (b) Gm-C filter 
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Gm-C filter uses trans-conductors instead of op amps which can overcome the 
non-ideal effects of op amp, therefore it can be used at high frequency. However the 
/ 
finite input and output impedances of the trans-conductors and the parasitic capacity 
may influence the stability and the frequency performance of the filters. [3: 
1.1.4 Problem issuedjrom Active RCfilter 
As mentioned as before, active R C filter is the best choice at the audio band 
frequency. However, engineers may face following problems during the design 
process. 
1) The values of the capacitors are too high, especially for very low frequency. 
2) There is typically 20% process variation on the capacitor and resistors. Therefore 
the engineers cannot fully control the position of the cutoff frequency. 
3) There is no simple and efficient solution for the tuning of the filter. 
1.2 Motivation 
Continuous-time filter is a key functional block in many mixed-signal systems. The 
main drawbacks of the active RC filter are requiring the large capacitance for low 
cut-off frequency and the unpredictable cutoff frequency due to the process variation. 
In this research, current division technique is firstly used in the filter design. This new 
tuning approach can be used at the wide range, and the step size can be controlled by 
the number of bit. This technique can also minimize the required capacitance value. 
Furthermore, the tuning ability can be used for the frequency selection and the 
modification against the process variation. 
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1.3 Outline 
, There are 8 chapters in this thesis. Chapter one introduces the background 
information of filter design. History and the development of the filter are briefly 
introduced. The comparison between different tuning methods is included in the 
chapter 2. 
Current division network (CDN) has been designed over 10 years, the concept or 
current division and the working principle of C D N will be discussed in chapter 3. 
The proposed filter is presented at the chapter 4. It also expresses how C D N is 
applied to the traditional filter design. Some layout consideration is also presented at 
chapter 5. Finally, simulation, measurement and the conclusion are presented at the 
remaining chapters. 
- 8 -





Some special term used in the filter design would be introduced in this section. And 
there are many requirements and guidelines in the filter design. Thus, the engineers 
have to take care about it and determine the best solution for the particular 
application. Nowadays, there are many topologies for the tuning of the filter, some 
tuning methods will be discussed at the later part of this section. 
2.2 Terminology 
^ LP G•⑴） 
�p CO, � 
Figure 2.1 Lowpass magnitude characteristic 
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• Passband ripple / passband variation, ocp 
Ao % = 20 log — (eq. 2.1) 
‘ 
• Stopband atteuation, ocs 
Ao 
a, = 20 log — (eq. 2.2) 
‘ 乂 2 
• Transition band ratio 
co^. transition band ratio = — (eq. 2.3) �P 
• Sensitivity 
It is an important parameter of the filter design. The real circuit components always 
deviate from the nominal design value. Due to the manufacturing tolerances and 
environment factors (e.g. temperature, humidity). This variation leads the frequency 
response drift away from the original function. [6] Thus sensitivity is an observation 
index for those variation. The definition is as follow, the changes in the response (Ar) 
to variations in the elements (Ax) in the linear relation. 
r dr Ar / r “ 
—•——《 (eq. 2.4) 
"" X dx Ax/X 
Ar/r implies the variation result, it is equal to zero in an ideal case. Ax/x implies the 
quality of the components, it is always proportional to the cost of the components or 
the technology applied. S is the sensitivity parameter depended on the circuit 
configuration. If there is a small change in the element, then it gives approximately 
the ratio of the change in the response. [2] 
• Biquad 
Biquad is used as a generic short name for second order filter section, because the 
network function of these section is the ratio of two quadratic polynomials. [2] Many 
first and second order filters are already developed with very good performances. 
Although we can develop a new topology for a high-order filter, this is very 
- 1 0 -
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time-consuming. A common approach for the implement of high order filter is that, 
splitting up the transfer function into biquads forms and cascading the biquad 
/ 
circuits. 
2.3 General Goals of Filter Design 
1) Small passband ripple or variation 
2) Large stopband attenuation 
3) Low transition band ratio 
4) Simple network function by minimizing the order 
In the practical design, the first three goals are always determined by the application 
specification. The designer can determine which type of characteristic function (e.g. 
Butterworth, Chebyshev, elliptic-function ...) and the minimum order of the filter has 
to be used. 
2.4 Standard Lowpass Filter Characteristic 
2.4.1 Butterworth 
. f i f e ril I I, . - nizU 
1 W 
Figure 2.2 Normalized Butterworth magnitude characteristics for different order [2] 
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Butterworth characteristic is one of the earliest systematic analog filter 
characteristics, it is still widely used at the academic environment because of its 
/ 
simple magnitude characteristic. It is always referred to the maximally flat 
magnitude characteristic. It approaches to the ideal filter as higher order. The simple 
mathematics explanation is also an attraction point for analyzing the circuit 
architecture of the filter. 
On the other hand, the transition ratio is higher than the others under the same order. 
That means the rate of increase of attenuation for higher frequency is rather low. This 
leads the butterworth filter could not fill-in the requirements of many applications. 




Q . ., iiiii_ i-i.M. •nil • 。 
Figure 2.3 Normalized Chebyshev magnitude characteristic at different order [2] 
Although traditional Chebyshev characteristic exhibit equal ripples in the pass band， 
its performance is greatly improved over the Butterworth. Chebyshev characteristics 
has smaller transition ratio, thus lower order of filter can also fulfill the requirements, 
that mean it can reduce the complexity of the circuit 
- 1 2 -
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2.4.3 Elliptic-Function 
f 
I I n n=7 
丨 I I I " A 
」 I ！I IV \ 广 ^^^^^ — ’ 
0 /'ll \ 1/LJ2 1/wi 
1 i M 
Figure 2.4 Normalized elliptic-function magnitude characteristic [2] 
Although there are some ripple at the pass band and stop band, elliptic-function 
magnitude characteristic is further improved from Butterworth and Chebyshev. It has 
the lowest transition ratio, thus it is always used in applications especially for 
communication. 
2.5 Study on Different Tuning Approaches 
As mentioned as before, the main problems of using analog filters are fabrication 
tolerances, environment factors, parasitic effects and the non-ideal integrator and op 
amp. In order to reduce theirs effects on the transfer function, automatic tuning 
circuits is always used. [7] Most of the on-chip tuning systems are also following 
flow chart. 
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Controller ~ 
L I 




INPUT ^ ^ O U T P U T 
•I ^ ^ I ^ • 
Passive Elements Active Elements 
(eg. Resistor, (e.g. Opamp, 
Capacitor) Gm, •••) 
I I 
Figure 2.5 Flow chart of on-chip tuning system 
The controller block may include DSP, the peak detector, phase detector, loop filter, 
phase-locked loop ... However this research is focusing on the main filter with the 
tuning elements only. Several tuning elements will be introduced as below. And the 
proposed tuning element, (current division network, CDN), will be introduced at the 
later section. 
• Capacitors array at active RC filter 
！ TUNING ELEMENTS ； I J| ： 
N-BIT I J ” J I 
CONTROLLER Y ^ \ I ； ! 
i r — ^ H i 
I - - — I H - I 
r— 
！ OTHER ELEMENTS ! 
j V A + j 
Figure 2.6 An integrator implemented by capacitors array [8] 
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The programmable arrays of capacitors replace all the capacitors of the original 
active R C circuit. The switches of the capacitors are implemented by transistors, and 
I 
those switched are controlled by the coding word from the controller. Thus, the time 
constant of the circuit can be modified by the controller. This kind of tuning 
approach provides high linearity performance because of the high linearity of the 
capacitors array. However the size of the filter increases a few times of the original 
area because more capacitors are used. 
• Voltage-controlled resistor at MOSFET-C technology 
As mention as before, the main difference between MOSFET-C and active RC filter 
is the resistors. Those resistors are replaced by transistors in MOSFET-C filter, and 
they are biased at triode region. Moreover, their resistances can be tuned by their gate 
voltage. Double M O S F E T method is one of the ways to implement the 
voltage-controlled resistor, which is also applied at the literature [9] 
/i R II 
“I ^ V o ^ ~ 〜 I 




1 yq2 /2 . R ^ 
I 
Figure 2.7 Double resistor structure [9] 
The double M O S F E T method is implemented by four identical MOSFETs, the 
configuration is shown at Figure 2.7. Actually the double M O S F E T can be modeled 
as a pair of equal-valued resistors having the same potential at one end of the pair. 
And the equivalent resistance is shown at (eq. 2.5) 
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KlzXl-r- I  
‘ I � “ " C o x ^ - V j (eq.2.5) 
From (eq. 2.5), we could so that the aspect ratio would be used for the design of 
normal resistance and Vgi — Vgi is the tuning factor after the fabrication . 
• Variable trans-conductance at Gm-C filter 
The time constant of Gm-C filter is equal to GJC. It implies that we can vary the 
frequency if the trans-conductance is tunable. The dominate approaches of the 
tunable trans-conductor are the tunable biasing circuitry and the changeable voltage 
supply of the trans-conductor.. 
, ‘ V /yffn 
* i 1 
— ClVIFB 
M L ML ~ H T _ _ / 
I 『 — — _ _ _ 』 
*ftfffi ^,, I 哪 
m 1 p IP • 
I  
^ an Jf . ! 
I 
V 绅 I 1 ^ 
-^-FH \Z M 3 M5 P H H P M4 , M6 
� I � 
HP    
IT 丨R:.^J^G^L^AR瓶膽鄉^SFEIIKJ^抓赞、脚衫承找椒！明搬娜•--IOJ,”丨讀_TFI _丨》1讓,丨丨•^ •’,肺    
ML. ^ M L ^ 
‘ . 画 . 
Figure 2.8 Widely tunable fuUy differential OTA [10] 
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From a few algebra steps which are presented at the literature [10], following 
equation could be obtained. 
G 融 I = — 汲 V ^ ) (eq. 2.6) 
The equation (eq. 2.6) shows that the trans-conductance can be tuned by the bias 
current Ibi and Ib2. 
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CHAPTER 3 
Current Division network (CDN) 
3.1 Overview of Current Division Technique 
Current division technique was introduced by Klaas Bult and Govert J. G. M. Geelen, 
and was published at lEE Journal of Solid-State Circuits in 1992. [11] The basic 
principle of this current division technique is shown in Figure 3.1. 
V a 
M 2 丄 I2 
m H t 丄1 
V b 
Figure 3.1 The basic circuitry for current division principle 
For the purposes of clarity, N M O S transistor is used for explanation, but the principle 
can also be applied for P M O S transistor. In this configuration, both transistors have 
the same gate voltage, V g, with respect to the substrate. Voltages V a and V b are any 
arbitrary voltages but they have to bias the transistors at on-state. And V a and V b are 
considered as an ideal voltage sources in this principle. A current, lin, flowing into or 
out of the circuit will be divided into two parts. One is flowing into Mi, another one 
is flowing into M2. 
To prove the current division principle,[ll][12] a general expression has to be 
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deduced which should be valid in both weak and strong inversion. Figure 3.2 shows 
a simple physical structure of N M O S transistor. Vc(x) is the channel voltage at a 
certain position x in the channel, which varies along the channel form source voltage 
Vs (x=0) to the drain voltage V D ( X = L ) 
V s V g V D 
T T T 
I _ _ I 
I P 丨 
MASBJSASRSBBAG^^^  
-I ^ ^ X 
0 L 
Figure 3.2 Cross section of NMOS transistor 
The current at an arbitrary location x in the channel can be caused by both drift and 
diffusion. 
I(x、= I_t(x) + I^{x、 (eq.3.1) 
(eq. 3.2) and (eq. 3.3) show the dependency of the drift and diffusion current. The 
current due to drift is proportional to the local channel charge density Qc, the 
electron mobility, the local electric field along the channel dVc/dx, and the 
channel width W. The current due to diffusion is proportional to the electron mobility, 
the channel width, the thermal voltage kT/q, and the derivative of the charge density. 
= (eq. 3.2) 
= (eq.3.3) q ax 
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。 争 + E 争 ] 
� ax q ax J ^ ^ …rx=L (^ dVr kT dQr ) , I-L = W -ju Qc — dx dx q dx J 
(eq.3.4) 
where I 1 
I q dVc) 
(eq. 3.2) and (eq. 3.3) are substituted into (eq. 3.1), and (eq. 3.4) can be obtained 
after changing variable. A graphical representation of (eq. 3.4) is shown in Figure 3.3 
The curve shows the function f(VG, Vc) at a particular gate voltage. As both 
transistors are at the same gate voltage with respect to the substrate, their 
characteristics can be presented by using the same graph. The bending of the curve 
towards the lower values of channel voltage is caused by mobility reduction mainly. 
Obviously, Area A and area B represent the current flowing through Mi and M ! 
respectively apart from the aspect ratio. 
个r ‘ “ 
f(VG, Vc) 
I AreaB Area A | \ 
— 
Vb Vm VA > 
Vc 
Figure 3.3 Graphical representation before input current 
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If an input current is applied to the circuit, the initially voltage Vm, will change to 
Vm'. From the Figure 3.4, the increase of the current through Mi, AI!, is represented 
in the gray area apart from the aspect ratio. In the same way, the decrease in the 




Vb V m ， " m V a > 
Vc 
Figure 3.4 Graphical representation after input current 





\ ^  Ji 
fw^ 
丛 ( e q . 3.5) 
A/2 
\ ^  J2 
Besides that, the relationship between the input current and current changes of the 
transistors can be studied Figure 3.5. 
-21 -
C H A P T E R 3 C U R R E N T D I V I S I O N N E T W O R K 
VA VA 
M2 丄 I2 M2 丄 I2, 
RHC H U 
T V . [ = D > ^ VM’ 
M L M R 
M L M L 
VB VB 
Figure 3.5 Schematic presentation before and after input current 
Before current input, I丨 二 1� 
After current input, // = // + A I j 
12' 二 + 
B y K C L , /,„+// = // 
I,. +/y+ 从 = 了 2 + 
4 = AI, - AI, (eq. 3.6) 
From (eq. 3.5) and (eq. 3.6), these imply that the current division is linear and thus 
insensitive to effects like mobility reduction and body effect and valid in all 
operating regions of a M O S transistor. And the current division fraction only depends 
on the aspect ratio of the transistors. In a short summary, the fraction of this input 
current flowing to one side obeys following rules. [11] 
1) The fraction is constant and independent of lin. 
2) The fraction is independent of the values of V a and Vb. 
3) The fraction is independent of whether one or both devices are saturated or 
non-saturated. 
4) The fraction is independent of whether one or both devices operate in strong or in 
weak inversion. 
The property of this technique makes the current division technique be independent 
of process variations and thus very well suited for large-scale integration. 
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3.2 Second Order Effects 
The current division technique is well developed under the ideal transistor model. 
However, mismatch, channel-length modulation and drain-induced barrier lowering 
influence the second order effects on the current division. [11 
Mismatch in geometry influences the accuracy of the division by the proven equation 
(eq. 3.5). It merely influences the scaling factor for each shaded area in Figure 3.4, 
but the same curve can be used in the graphical representation. Thus, there should be 
no distortion caused by geometry mismatch. On the other hand, mismatch in 
threshold voltage, will give a shift along x-axis in the curve of Figure 3.4 and will 
give rise to distortion. At 0.35|Lim C M O S technology, the threshold voltage mismatch 
is around 8mV | L i m for N M O S and 15mV|am for PMOS. Thus, N M O S is always 
chosen in the CDN. 
Besides that, channel-length modulation and drain-induced barrier lowering are 
considered if the devices are biased in the saturation region and they always give rise 
to distortion. These effects are channel-length dependent, however, can be 
diminished by choosing larger channel length. Thus, the transistors of C D N are 
having longer channel length and biased in the linear region in order to minimize the 
second order effect. 
3.3 Working Principle of CDN 
According to the current division principle equation (eq. 3.5), following relationship 
can be obtained if two transistors are identical. 
(eq. 3.7) 
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LIN IN-L IN-2 -JZ JLI： 
~ » — N 广 RR ... J N _ ^  
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UPPER N 3 ZH P “ 
lower bn-i I bn-l bn-2 [-‘―I bn-2 bo bo I 
_J| \ \ I I 厂 ||~ •“ — —— 
I — — _ ~ —' — 
LOUT 
> 
I I t I I t I I 
_ 」 L _LSB_ _ _] 
Figure 3.6 Schematic of CDN 
Figure 3.6 shows a general current division network. All transistors are identical and 
having the same gate voltage. Upper part of the circuit is responsible for the circuit 
division. The input current, lin, is divided equally into two parts. In the other point of 
view, this network is just like as a R-2R network. The relationship between different 
branch currents is in the factor of two. The lower part of the circuit is responsible for 
the switching of the destination of the current flowing (output of C D N or the 
reference point of CDN). This current can only flow through one of the N M O S 
transistors, depending on the control bit, bj, being logic 0 or logic 1 [13]. 
The input current is divided equally into two parts, one of them will flow to the 
destination. Another I J 2 flows into next stage, this current is divided by 2 again and 
undergo the same process as before until the least significant bit. The relationship 
between currents can be presented as (eq. 3.8) and (eq. 3.9), where n is the length of 
control word and i is the stage index, which ranged from 0 to n-l. b, is the bit control 
of the network (0 or 1). 
/, = /,” X 2如) (eq. 3.8) 
乂 Z \ 々 , 《 x 2 - 叫 ( e q . 3 . 9 ) 
i=0 
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3.4 Performances of CDN 
3.4.1 General Properties of CDN 
In this project 6 bit C D N is designed (n = 6), 25 transistors with identical aspect ratio 
are used. Figure 3.7 shows the schematic of 6 bit CDN. The gate voltages of those 
transistors are 1.8V, and all the transistors are biased at the linear region. 
, .jj ill Ijj ik J 二 r 
L _ _ 
[ J ^ I ’ 吟 I ^ 
W 
BR： ||J P P 
—I^S M -M W '>B3 W V FC: _。 I _ , … W W 
FIGURE 3.7 SCHEMATIC OF 6-BIT CDN 
TRANSIENT RESPONSE [ 
^： LIN 」 15U 丨2 -丨 1 ：丨 
� �A 
� 警 销 
—15U 丄 -.....K X - - - J 1 - - —：-1-二-....— —--人 ^— ‘ — “ . . ：_ ‘ 
0 , 0 1.0NN 2 . 0 M 3.0NN 
t ime ( s ) 
Figure 3.8 Current division for AC input signal only 
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Transient Response 
Q.： Iin I:“ 1 4 '。.： 13 
：零“ 
0 0 - - , JIFE^ S^ .——- 一讼 
F-
一 10U I I _ J I I - 丨- I ‘ -‘ ‘ 
0 . 0 ^ 1 . 0 M 2 . 0 M 3 . 0 M 
t ime ( s ) 
Figure 3.9 Current at division for both DC and AC input signal 
Figure 3.8 and Figure 3.9 show the main property of the current division network. 
The current relationships between different paths are based on (eq. 3.8). The current 
is divided by 2 at each control bit path for both D C and A C signal. 
3.4.2 Input Resistances of CDN 
As mention as before, C D N can be considered as a R-2R network. And the input 
resistance of the R-2R network is equal to R. Meanwhile, the equivalent resistance of 
C D N is equal to the on-resistance of a transistor, (eq. 3.10) shows the on resistance 
of a transistor which is biased at the linear region. 
‘ (eq.3.1。） 
Figure 3.10 shows the input resistance of C D N at different test input voltage. In the 
ideal case, horizontal lines should be obtained. However the O N resistance of the 
transistor also depends on the effective gate voltage, this leads the line have a small 
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slope. This non-linearity of resistance can be minimized by choosing a suitable 
aspect ratio. 
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‘0： 0 0 ,200 .400 .600 .600 
Figure 3.10 Input resistance of CDN at different input voltage 
3.4.3 Noise Performance of CDN 
There are three common noise sources which are always considered during noise 
analysis. They are short noise, thermal noise and flicker noise. Short noise is related 
to the direct current flow at a depletion region. The forward current of the p-n 
junction is composed of holes from the p region and electronic from the n region. 
Once the majority carrier has sufficient energy to overcome the potential barrier at 
the junction, the carrier can cross the junction and diffuse away as a minority carries. 
This event can be modeled as a random process which depends on the carrier has 
sufficient energy and a velocity directed toward the junction.[14] Flicker noise is 
caused by traps associated with contamination and crystal defects. These traps 
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capture and release carriers in a random event. And this random process gives rise to 
a noise signal with energy concentrated at low frequencies. [14] Thermal noise is 
generated by the random thermal motion of electrons and it is directly proportional to 
absolute temperature, and it is always presented at any resistive material. 
Flicker noise is always considered at the M O S transistor, especially for low 
frequencies. There are some dangling bands appearing at the interface between the 
gate oxide and the silicon substrate at the M O S transistor. Some of the carriers are 
randomly trapped and later released at the interface, which introduce the flicker noise. 
The flicker noise can be modeled as noise current generator connected from drain to 
source by (eq. 3.11) [15], where K is a process-dependent constant on the order of 
lO'^ V^^F 
U 广 去 l L 严 、 (eq.3.u) 
According to the (eq. 3.11), using small trans-conductance with larger size transistor 
could be used to minimize the flicker noise. 
Since the channel material is resistive, it exhibits thermal noise, which is a major 
source of noise in M O S transistors. The transistors of the C D N are biased at the 
linear region, therefore, those transistors can be modeled by resistors. The noise 
source can be represented by a noise current generator from drain to source in the 
small signal equivalent circuit and (eq. 3.12) shows thermal noise，where k is the 
Boltzmann constant.. 
ll = 4 k T g j (eq.3.12) 
In order to simplify the calculation, two resistors are used to model the CDN. Figure 
3.11 shows modeling circuit at noise analysis. 
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[“ "CDN I 
I (Ri and R2 should be M O S ) ] 
r ^ I r ^ I I 
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(FILTER RESISTOR) 1 1 
— I^ C}：^  - R2 丨 
HL 二 IK 丨 ~ A I 
F R I 土 J 
一 _ 丄 REF 
FIGURE 3.11 NOISE ANALYSIS OF MODIFIED CDN 
I — 1 H IJ H IJ 
i 二 g/ ！ + g/ JkT I {g^g,} /kT 
4 / U + g y + ^ i i 
Af g + 
( 者 • 如 ( e q . 3 . 1 3 ) 
Af I + l/F 
Si ,厂 R 
where « = T a n d ^ " ^ // n ^ gl+g2 R1//R2 g 
The power spectral density of noise is shown at (eq. 3.13). And there is a special 
physical meaning for a and F. a is equal to the total current division fraction of the 
C D N and F is the resistance fraction between filter resistor and the CDN. 
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• n I = 7 
‘R{I + I/F) 
- 1 V' 
s 2(1 + 1/Fy ^ 
1 V' l i s 2 2 
— ^•哭 a 
SNR = — ^ ~ / / \ — — 
V^ a 1 
SNR 二 • • (eq. 3.14) 
SkTRAf 1 + 1/F l + g2/g 
According to (eq. 3.14), SNR can be optimized by using smaller g2. It can also be 
noticed that the noise performance is degraded as smaller current division ratio. 
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CHAPTER 4 
Realization of the Filter 
4.1 Overview 
State variable method is adopted in this filter design. And the most well-known and 
still widely used filter is a Kerwin-Huelsman-Newcomb (KHN) biquad. At this 
section, state variable method and K H N will be introduced. Besides that, it also 
includes the main idea of this research, how C D N is combined into filter design. Of 
course, the advantage and the performance of the proposed filter will also be 
presented at the end of this section. 
4.2 Traditional Kerwin Huelsman 
Newcomb (KHN) Biquad 
4.2.1 State Variable Method 
State variable method is one of the realization. The transfer function of biquad is 
always separated into 3 operations, two integrations and one addition state. And the 
coefficients of the quadratic polynomials are those variables (e.g. ao, bo, bi ..). Thus, 
the basic building blocks are adder and integrator with multiplication, which can be 
implemented by op-amp easily. Following figure shows the general lowpass filter 
system and the equation (eq. 4.1) shows the transfer characteristic of the general 
lowpass filter. 
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- b o / ^ 
Ei J 1 J 1 L E2 
G ^ ^ s s 
Figure 4.1 General Lowpass Filter System 
. . (eq.4.1) Ej s + b^s + Dq 
4.2.2 KHNBiquad 
Kerwin, Huelsman and Newcomb firstly pointed out the application of the state 
variable method for the filter design. [2] The first op-amp is used for the differential 
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R.f ^ ^ H 卜 H t ^ 
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Figure 4.2 Schematic of KHN Biquad 
- 3 2 -
CHAPTER 4 REALIZATION OF THE FILTER 
• Transfer function 
K 乂 +凡 1 
Mrs)- R5 R3+R4 R1R2C1C2 . 4 2) 
s ^ + ― 
R, R3+R4 RjCj R, R1R2C1C2 
• Cutoff frequency 
CO, = ^ (eq. 4.3) 
V R5 
• Q-factor 
Q 五 R3+R4 K I K (eq. 4.4) 
Rs尺5+尺6仏R2C2 
• Gain-factor 
G = (eq. 4.5) 
• Sensitivities 
From the (eq. 2.4), following equations would be obtained. 
s �二 二^ 《 广 � 7 = � 2 = 4 (eq.4.6) 
S; : S⑴R4 二 0 (eq. 4.7) 
4.3 Proposed Filter 
4.3.1 Biquad with CDN 
The objective of the proposed filter is the tuning ability of the active RC filter. Figure 
4.3 shows the basic idea of the tuning that is adding a control parameter at the 
integrator such that the time constant of the filter can be varied. 
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-bo 
y I I 1 
^ ^ ^ S ^ s a � 
Control bits 
Figure 4.3 Modified block diagram oflowpass filter 
The value of the tuning factor a depends on the control bits only and the current 
division network can be used to implement that function. Figure 4.4 shows the 
schematic of the proposed biquad. And the new transfer function and the cutoff 
frequency are shown at (eq. 4.10) and (eq. 4.11). 
W V  
Rs 
4 " ^ T n r H t — r H t -
R3 W _ 2 E2 
A I ‘ TTL_ 
y a — a 
• 
Figure 4,4 Modified schematic of KHN biquad 
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C D N can be modeled as a resistor and a prefect current scaling device. Let Req be the 
equivalent resistance of CDN, which is inversely proportional to aspect ratio of the 
transistors. The typical value should be hundred ohm or kilo ohm. At DC, all the 
capacitors in are open-circuit, there is no current flowing through CDNs. However, 
there is a voltage drop across C D N at other frequency, and then the output port of C D N 
can no longer be virtual ground any more. The transfer function of the filter will be 
destroyed. This is known as the loading effect [16] [17].In order to minimize the 
loading effect, Ri and R2 have to be modified to be Ri，and R2, as following. 
R'i = Ri- Kq (eq. 4.8) 
R'2 : R2 - Kq (eq. 4.9) 
R从 + R6) 1 
H ( ' ) = ？丨 RA尺5 +尺J ^ - , , a a (eq. 
MR3 + RJ RiCi Ci C, 
(o' = a • — (eq. 4.11) 
a = 丨+ 2-" (eq. 4.12) 
i=() 
These equations show us an important message that, the capacitor is scaled up by the 
factor of 1/a. Thus, the cutoff frequency is scaled down to acoo. In other words, lower 
cutoff frequency can be achieved even without changing the capacitor. If the control 
word is zero, a is equal to 1/2" where n is the number of bits. Then the cutoff frequency 
is stepped down by a factor of 2". C D N can make the capacitor pretend to be large. 
Obviously, the reduction ratio increases as more control bits are used. 
- 3 5 -
CHAPTER 4 REALIZATION OF THE FILTER 
4.3.2 Advantages of Proposed Filter 
• Simple Approach 
This approach is much simpler than the tuning approaches mentioned at section 2.5. 
The architecture and the building blocks can be reused again. The tuning ability can 
be obtained by adding some C D N building blocks and the modification of a few 
resistors values only. 
• Tuning Ability 
The C D N adds the tuning ability to the filter, this have already discussed at previous 
section. Moreover the step size can also be designed by the number of bits. 
Following equation shows the relation between the step size and the number of bits. 
Maximum cutoff frequency ( , step = — (eq. 4.13) 
• Compensation for the process variation 
Under a general fabrication process, the values of capacitor and resistor have 20% 
variation. Although the laser trimming can achieve lower variation of resistor (lower 
that 1%), that expensive technology is not adopted by industry. Small frequency step 
can used to compensate the variation of capacitance and resistance after adding the 
C D N into the filter. 
• Small capacitor at low frequency 
The challenge for the low frequency design is the large capacitor value. Following 
example is used for a reference. A forth order Butterworth lowpass filter based on 
K H N biquad is designed, its minimum cutoff frequency is at 20kHz. And the value of 
the resistor is ranged from 30kQ to lOOkQ. Figure 4.5 shows the capacitance 
requirement when the cutoff frequency is set to 20 kHz. In a general case, 150pF 
capacitor is needed. However, only 2.4pF is required if a 6-bit current division 
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network is applied. The capacitance reduction factor is 62.5. Although C D N and 
inverter are added to the circuit, the sizes of those components are relative small 
when comparing the size of the capacitor. Table 5.1 shows the details of the size of 
the components. The total size of the C D N and the inverter are only IxlO^jim^ 
meanwhile the reduced capacitor size is 1.12xl0Vm^- This shows that the current 
division technique is powerful on the capacitance minimization in active R C filter 
design. 
15C^  1 1 1 1 ！ 
140 V 、 i ？ 、 i  
130 - V 、 [ [ "i 1  
120 ——V ^ r '； 1 f  
110 H i [ i i  
(T 100 r : 1 ： 
§ 80 % 1 ？ 1 i  
I 7 � — —1 V - - - 1 ； — — ： r - - - - - -
S. 60 ； 1 ； 
(3 50 1 1 i  
40 : ^^---T : 丨 
30 1 p ^ ； ； 
20 ] i —H 1  
10 : ； 
0 i i X i ^ ^^  
UQ 1 2 3 4 5 6 n o . of b i t Figure 4.5 Capacitance needed against number of bits of the CDN 
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4.3.3 Schematic of Proposed Filter 
. C D N 
VPD 
J： 1 1 1 I 
IN j—1 |—| [—I n n  
• I 4 S F - — — 3 P P I P I 
H O H HRTH HRTH H A H BH 
R E F 
I “ “ • 八_^^ I I w^ 1 •、M • ~I  
. � , O U T 
^ 4 _ 4 _ 本 4 _ 今 
C R T L < 5 : 0 > 
Figure 4.6 Schematic of CDN 
C D N transistors 5|im/5|im 
Inverter P M O S 9.6—0.3 5 |im 
N M O S 6^m/0.35|im 
Table 4.1 Aspect ratio of CDN 
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• Op amp 
V D D 
Ms k t i ^ ifJ M6 
r 
B I A S  
P^J ^ V o u t 
I N + H L M L M 2 J R I N - — 
~II VW~ 
IR M7 
L-,. I pi 
rJI""“ 
M s M 4 
Vss 
Figure 4.7 Schematic of Op amp 
M l 300|im/0.8|am M 6 200|Liin/l|im 
M 2 300|Lim/0.8|im M 7 320|im/l^m 
M 3 80^m / l | L i m M 8 25|Lim/lm 
M 4 80)am/l|im R 1.2kQ 
M 5 100)am/l|Lim C 5pF 
Table 4.2 Aspect ratio of op amp 
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• Overall Schematic 
： v w  Rs 
P - Y � • 
4 MFE-
‘ ‘ T i ： _ r ^ 
A 3 : 
A/W  
^ Rii 
R9 V - H ^ 厂 O U T 
‘ T L _ 
• S T 
FIGURE 4.8 THE OVERALL SCHEMATIC 
Ri 180kQ Ry 73kQ 
R2 118kQ RG 256 kQ 
R3 140kQ R9 140kQ 
R4 140kQ Rio 140kQ 
Rs 140kQ Rii 140kQ 
R6 140kQ Ri2 140kQ 
Ci 27pF C3 27pF 
C2 27pF C4 27pF 
Table 4.3 Components values of overall schematic 
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Layout is the most important process in VLSI, it always determines the performances 
of the circuit especially on the analog circuitry. There are many layout techniques 
developed over the thirty years. Some useful layout technique will be introduced in 
this chapter and the materials are based on some literatures. [18] [19] [20: 
5.2 Process Information 
The chip is fabricated in 0.35|im technology with four metal layers and two poly 
layers. The wafer cross-section diagram of this process is shown as below. 
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Figure 5.1 Cross section diagram of the process 
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5.3 Transistor Layout Techniques 
5.3.1 Multi-finger Layout Technique 
The active gate region of a transistor usually is very long, and it is always divided 
into fingers to allow the construction of a compact array. These fingers are usually 
connected in parallel because of the simplicity. The main advantage of this technique 
is reducing the parasitic capacitance of the transistor. It also advents the matching of 
the transistors since the layout of transistors can be mixed together under the 
common centroid structure. 
I I I. I II II • • • • •'丨•丨丨 I • • 
r — I I r 
NW/L W/L with N transistors 
Figure 5.2 transistor configuration 
Drain  
_ mmmmmmmmmn^m • • m m m m m m m m i m ^ — — 
o 冋 ： • 冋 o 
o •: • • o 
• •; 口 • o • • • • 
• ； • 0 • • 
[ g • • ! 回 
.—J L—J L—I I 
Source 
Figure 5.3 Basic Layout of the transistor 
- 4 2 -
CHAPTER 5 LAYOUT CONSIDERATION 
5.3.2 Common-Centroid Structure 
In order to minimize the gradient-induced mismatches，we have to decrease the 
distances between the centroids of the matched devices. The common centroid 
structure can cancel the effects of long range variations. It still remains 
approximately linear over short distances even if the variations are nonlinear. It is the 
most powerful technique available for minimizing stress-induced mismatches. [18； 
Common axis of 
symmetry —7 
Common axis Axis of symmetry Axis of symmetry / 
of symmetry of device A —x 厂 of device B / 
、；IH! H • • • IH H 
A • ； • A A 1 A Q A • A 
I ^ ^ 
I ！ I ！ 
(A) (B) (C) 
Figure 5.4 Examples of one dimensional common-centroid arrays. [18] 
f r ^ • • 1 r " " j i u i 丨 m ^ p " " 
\ H i 
� ‘ - - ！ 
• •一丨一 • 
“ \ I 
(A) (B) 
Figure 5.5 Examples of two dimensional common-centroid arrays. [18] 
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The matched devices are divided into sections which should be identical. And those 
sections are arranged into symmetric pattern, in order to let the centroids of the 
devices lie at the intersection of the axes of symmetry passing through the array. 
Figure 5.4 and Figure 5.5 show some samples of common centroid arrays in one and 
two dimension respectively. [18 
i _ 
n 丝 n 變 n _ n _ n 经 � 
_ m ^m % • 
l l l T 
L I — U — 
y ^ 1 
Dummy Gale Dummy 
Figure 5.6 Interdigitated MOS transistors [18] 
Figure 5.6 shows an example of the interdigitated M O S transistor with A B B A pattern 
which can ensure the alignment of the centroids. Besides that, dummies are added at 
two sides, then both transistors consist of same number of segments oriented in the 
same direction. [18] This can offer the same situation of different fingers in order to 
achieve better matching. 
- 4 4 -
CHAPTER 5 LAYOUT CONSIDERATION 
5-3-3 Guard Ring 
A guard ring is simply a continuous ring made of substrate, and it usually surrounds 
the circuit in order to provide a low-impedance path to ground for the charge carriers 
produced in the substrate. N-well is also added in order to stop the noise currents 
flowing near the surface. [15" 
. , 1 I I 
• I … … ： 〜 一 F T 
；‘>:<�� 、飞 O 八 • : 、 、 ‘ ， ， “ ^ ^ > V. .»��•、广^ ^ \J\XALCL IVLLLI^ 
；;沙、“'"T:"^,”�；；^''‘、：S- ‘ 
k^M fetf ^‘； "乂 ] , . 1、‘ 
I R 〕 ： : : • ' : : 、 �A - 厂;々‘F>R ； ： ； ？ 
C> ‘ " ' ^ I T � � ‘ ‘ , � V T ^ ’ IV < I ； J 
？‘沒 “ 於 H K , ： 二’R““由"TV戈广‘二V‘:、； 么；^^^ 
‘？绍.yt；,.J；< ： ( ： . : 1 V � :‘ � � � � .r ' > ： ： • f ” ； 
窃 , 1 ^ ^ 
o p 播 n p 
Figure 5.7 Guard ring at the input transistor 
In this chip, all the passive elements are also surrounded by the guard ring in order to 
reduce the noise. And it is also applied at the differential pair input of the op amp in 
order to minimize the possibility of latch up. 
5.4 Passive Element Layout Techniques 
• Resistor 
Resistor is one of the most common passive components in the analog integrated 
circuits. There are many types of resistors, including metal resistors, poly resistors, 
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N-well resistors, high resistive poly resistors. High resistive poly is need for this 
project since the resistors values are in order of kQ. Serpentine resistor structure is 
adopted, dummy structure and the guard ring are also applied in the layout. [18] 
"T- ！L- ss.单、a.艰 脅 ‘.g'i?i&-、命 ifr-te--^-Tg-It-«^.-Kj-g-zin.-«. 
« •> ；h > I ^ ^ I 
‘ t ' , ^ r , < � ‘ ‘ | | r 
取, ！ ！ I At. — ~ ~ V V 漏‘‘：： 
. : : : 」 ‘ ! ! 偏 ： 獨 灣 “ 
r � i … � k �’ 、 二 
‘： A "l ' M )i "ti i I I, I ^ I fi J It 
1 丨 i 为一 T f T T ^ m r f了 "TT 丨‘”[： 
S ‘ ‘ r I ‘ .( »•术 I , I t j / I ；坎 
、 ”i i l rfif ^ — ^  r /r nr n-trrrp^ Tv-f-trrT 广 ^ r r riiflri p — i i ‘ j ^ 贫 
« 'V “ ^ 广，…左 . 
E. :1巡‘"1.1“::::�:1/丨：‘”書 
I ^ ‘卜产 r • v 儿，.《，% ‘ Y啊、'T V ！ t I “ ‘ * I r « 
= ； 沈 i H . I译 1” r卜I'…‘‘It ‘； I ‘ Figure 5.8 Layout of the resistor 
• Capacitor 
There are two main categories at the integrated capacitors, one is thin film capacitors 
another is junction capacitors. Larger capacitance value can be achieved by film 
capacitor, so ploy-poly capacitors is adopted in this project Figure 5.9 shows a layout 
of the capacitor which is used in op amp. 
•j .•搏" ''iti ，II"'''".n 广-— 
ra p B 
Figure 5.9 Layout of the capacitor 
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5.5 Layout of Whole Design 
The floorplanning of the whole design is shown in Figure 5.10. The whole design is 
enclosed by the power tracks. The noisy elements such as resistors and capacitors are 
placed at the lower part of the chip. Other sensitive parts are placed on the upper part 
of the chip. Besides that, there is guard ring at different building blocks to ensure that 
there is a shortest path to the ground for the noise. The size of different building 
blocks are shown at Table 5.1. 
1 m m ^ 
w m m m m m m m v . . i 八 
C D N Biasing/NOT || C D N 
令 OP AMPS ^ 






^ ^ ^ ^ ^ ^ G N D I、， 
Figure 5.10 The diagram of floorplanning 
: ‘ : 、 , 、 ， i Summary on the component s area 
,,1 : iii^__； 2 p  
Cell C D N Inverters Capacitor Op A m p 
Area 2.48xl0Vm^ l.OlxloVm^ 4.412xl0Vm^ 2.204x1 oVm^ 
Quant i ty 4 1 4 4 
Total area 9.92xl0Vm^ l.OlxloVm^ L765xl0Vm^ 8.816xl0Vm^  
Table 5.1 Summary on the size of components 
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CHAPTER 6 
Simulat ion Result 
6.1 Operational Amplifier 
• Open Loop Gain and Phase Margin 
Expreiisions 
3.0S ；Phcse 
� � \ 
� ‘ � � 
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-120 L — ""〜”“ — ‘“ 
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'00 ‘ ‘ Go 丨 1 
80.8 " . — — � _ � � 
60.0 1 、、、 
$ 20,0 . 
-20.0 - \ 
-4K.0 _ \ 
100 1K lex 100K 1M m i00tv' ic 
FREE ( H/ ) 
JRXI,K7ZTMR='MR:Z5AT^—IRTIFTCOZI^TR^TK^JGI； “ ^ ^ ^ 
B: (36.2MM -116.539) »lop« -2.68997nr, 
Figure 6.1 Open loop gain and phase margin 
The open loop gain of the op amp is 87.1dB with the 35.3MHz unity frequency. The 
phase margin is 64。at normal case, it can still achieve 60° at the worst case corner 
analysis. This can ensure the stability of the op amp. 
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• Open Loop Gain Vs Common Voltage 
t. xpfcs-sions D 
__ — — ~» — 
r \ I \ \ 
I 
I ,‘ 
I » 专 
\ • 
- , 〖 
— 2 0 0 I • … . _ _ . , J . _ . I . • u - - ^ » » » ^ ― ^ — — « ‘ ~ ~ ~ - ~ ‘ ~ ‘ 
Virdc 
Figure 6.2 Open loop gain at different common mode voltage 
From the figure, the open loop gain varies at different common mode voltage. The 
open loop gain is quite steady between 0.2V and LOV. Thus the common voltage of 
the system is chosen at 0.6V in order to achieve the best linearity. 
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• Input Common Range 
� DC RER>PON-$CR G 
� I….‘ I 
• / Y.B ！ 
\ 1 40 / I / E.0 C. 
V20 / I I 
/ ； I 
1.0(3 / ； 
H / [ 
.300”, . / \ 
/ \ / F 600-N .. / R 
/ 1 
/ i-
/ I I / I / 
/ i.z L^ —a--^   
/ L 
. . . _ a - ^ ^ . . … I 2 . 0 � • . • . J ..-^ -U^―一善 
" 以 t.2 1.8 0.0 .秘 dc ( V > 15： {1,3ft 7.1-1/llrr： 
Figure 6.3 Input common range of op amp 
• Output Swing 
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Figure 6.4 Output Swing of op amp 
From the Figure 6.3 and Figure 6.4, the input common mode range is 0.3 - 0.9V, and 
the output swing is 0.194 - 1.535V. 
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• Slew Rate 
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Figure 6.5 Slew rate of op amp 
From above figures, they show that the slew rate of the op amp is 1 I MV/s. 
• Common Mode Rejection Ratio 
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Figure 6.6 Common mode rejection ratio of op amp 
The common mode rejection ratio of op amp is 84.6dB within 400kHz. 
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• Power Rejection Ratio 
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Figure 6.7 Power rejection ratio of op amp 
The positive power rejection ratio is equal to 65.5dB and the negative power rejection 
ratio is equal to 95.4dB as taking 20kHz as a reference. 
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• Summary on the Performance of Op amp 
Op amp Performance 
Common mode input voltage 0.6V 
Input Common Mode Range 0.3 〜0.9V 
Output Swing 0.194〜1.535V 
Open Loop Gain 87.1dB, (65.2dB@20k) 
Unity Gain Frequency 35.3 M H z 
Phase Margin 64° 
Slew Rate llMV/s 
C M R R 84.6dB 
Negative PSRR 65.5dB @20k 
Positive PSRR 95.4dB @20k 
T H D (Vp=0.1V, fm=lk, fs二 10k) -109.7dB 
Supply Voltage 1.8V 
Power Consumer 0.835mW 
Table 6.1 Summary of op amp 
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6.2 Overall Performance of filter 
• Transient response 
I r ansient Resporise 
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Figure 6.8 Transient response ofproposed filter 
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Figure 6.9 Overshot of the step power input 
Figure 6.8 shows the step response of the filter, the overshoot is 667mV and the 
settling time is 50.03ns 
- 5 5 -
CHAPTER 6 SIMULATION RESULT 
• AC response 
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Decimal representation of control word 
Figure 6.11 The cutoff frequency at different control word 
Figure 6.10 shows the frequency response of the forth order Butterworth low pass 
filter with a 6-bit control word. 16 cases out from 64 are selected to draw for the sake 
of clear drawing. Figure 6.11 shows the cutoff frequencies for all cases. The frequency 
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of the filter can be tuned from 558.32 Hz to 37114 Hz. 
• Linearity Performance 
0 1 1 1 1 1 1 1 1 1  
Codeword: 100000 
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Figure 6.12 Frequency spectrum of output signal with Ik Hz input signal 
.'peakvoltage . '0.1 0.2 0.3 0.4 
input power / dB -20 -13.9794 -10.4576 -7.9588 
-82.2475 -82.9781 -79.7078 -77.4798 
THD 丨 dB (-84.1050) (-87.3360) (-85.4773) (-82.8433) 
-26.0419 -20.0212-16.499 -13.9786 
1st Harmonic / dB (_26 側 5 ) ⑷ 朔 ⑦ ( • 1 6 . 4 7 6 5 ) (-13.9751) 
-116.678 -103.719-96.4418 -93.5481 
2nd Harmonic / dB ⑷？鄉丄）⑷柳⑶(-108.4615) (-98.3121) 
-108.97 -111.172~~ -109.3493 -107.759 
3rdHarmomc/dB ⑷ 。 】 獨 ( 捕 . ^ ) ] ^ ) ( - 跳 而 ） 
(氺parameters in brackets are simulation results without CDN) 
Table 6.2 THD table of different magnitude input signal 
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0| 1 I 1 1 1 1 1 1 1 
- 2 0 - I 1 -
Codeword: 100000 -40 - -
-60- Peak voltage: 0.2V — 
品-80- Frequencies: 1 kHz, 1.1k -
多 - 1 0 0 - -
- 1 2 0 - -
-140 - -
.200 I I I I I 1 1 1 1 1  
0 500 1000 1500 2000 2500 3000 3500 4000 4500 5000 
FIGURE 6.12 RESULT OF TWO TONES TEST AT CASE “100000” 
PEAK VOLTAGE OF TWO 一产 八， 八，产 
：：•'‘ 丨 0.05 0.1 0.15 0.2 tones /V 
-32.06 -26.04 -22.52 -20.02 
Fundamental/dB ( - 卩 ？ ^ 彳 ） （_�讀） (-22.50) (-20.00) 
^ ~ -114.5 -109.6 -105.4 -104.2 
3 harmomc/dB ⑷ ^ 刀 （ - 川 . ? ） （ _肌 3 ) (_i04.9) 
^ ^ -83.56 -82.88 -84.18 
Different / dB (.34^55) (-85.28) (-85.80) (-84.90) 
(^parameters in brackets are simulation results without CDN) 
Table 6.3 Table of results of two tones tests 
From the Figure 6.12 and Table 6.2, the total harmonic distortion could achieve over 
-70dB. During the two tones test, the S'^  harmonic at 1.2k Hz is over -70dB to the 
fundamental frequency. Those results indicate a high linearity performance of the 
filter. The parameters in the brackets are simulation results without CDN, it shows 
that there is only a minor effect on the linearity after adding the CDN. 
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• Noise Performance 
SNR 
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Figure 6.14 SNR at different control word 
The noise performance of the C D N has already discussed at chapter 3. The noise 
performance of the filer is predicted to be degraded because of the CDN. The SNR 
decreases as control word decreases. This is because more signal current flows to the 
reference point instead of the next stage of the filter. However SNR could also 
achieve over 40dB at most of the cases. 
From the graph, we can observe that there is no much difference between the case 
without C D N and the case with C D N (codeword = 63). This can prove that the 
degradation of C D N is mainly due to the loss of signal but not the components of 
CDN. 
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CHAPTER 7 
Measurement Result 
7.1 Measurement Setup 
The main objective of the measurement is checking the performance of the filter, 
including transient response, frequency response and linearity. A printed circuit broad 
(pcb) is prepared for the testing. Figure 7.1 and Figure 7.2 show the layout and the 
pictures of the pcb. 
r\ ® ® & ^ M oeo: <g> (g 
m • 
Figure 7.1 Layout of the PCB 
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/f^S m • 
Figure 7.2 Pictures of PCB 
Power supplies, multi-meter, C R O and audio analyzer are used in the measurement. 
Figure 7.3 shows the picture of the real experiment. 
Figure 7.3 Picture of the experiment setting 
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7.2 Time Domain Measurement 
Time domain measurement is performed to test the basic function of the filter. A step 
power supply is injected to the circuit. The output response is shown at Figure 7.4 
and Figure 7.5. The overshot is equal to 667.5mV, and the settling time is 3.12|LIS. 
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Figure 7.4 Transient response of the filter 
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Figure 7.5 Overshot of the step power input 
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7.3 Frequency Domain Measurement 
An audio analyzer is used in this measurement, it can generate an arbitrary waveform 
as the input to the circuit. The output of the circuit is viewed in frequency domain. 
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Figure 7.6 Configuration of the audio analyzer 
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Figure 7.7 Frequency response of the filter 
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Figure 7.7 shows the frequency response of the filter. The codeword is tuned between 
b"000001" and b"001111". Higher value codewords cannot be tested since the 
maximum observable frequency of the audio analyzer is only 30k Hz. However we 
can predict that it also works properly at higher codeword. Another observation is 
that there is a second tuning point at 30dB drops after the cutoff frequency. It violates 
the characteristic of the butterworth lowpass filter. There are two possible 
explanations for this observation. The first one is that there are some design errors 
which move the zero towards the lower frequency. The second one is that noise is 
injected directly to the input of the machines. In order to verify what the problem is, 
further experiment is needed. The codeword is fixed at a particular value, 6 
experiments are repeated at different magnitude of the input signal. 
+ 0 F I I 111 I I 1111 — I I 111 a F 
I MILL MILL 
〜 讨 兰 
= = 
g -20 E ^ 汝 三 
^ • � = 
^ -30P 1 1 1 111 R — — 1 1 1 1 1 1 — 〜 - 一 汰 三 
多 E \ 三-
且 40 = Peak voltage of input signal /V ' v\, i 
‘ \ “ R®" ’ 
E 0.1 — 0 . 3一 0.5— % : 
- 5 � H - 
= 0.2 - 0 . 4 — 0.6 村�.•” ( M f tl 年‘：； 
- 6 0 I — — ’ ^ 三 
三 I I I__I I I I I I 11 I I I I I I I E 
20 50 100 200 500 1k 2k 5 k 10k 30k 
Hz 
Figure 7.8 Frequency response at different magnitude input signal 
Figure 7.8 shows the results of these tests. The second tuning points are not at the 
same frequency, this indicates that the first possible reason is not possible. Those 
turning points are occurred at the same level of the magnitude (around 50dB-60dB). 
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This proves that the appearances of the second tuning points are due to the noise. 
In order to check all the cutoff frequencies at different codewords, C R O is used to 
determine the -3dB frequency of the filter. Figure 7.9 shows the comparison between 
the measurement and the simulation results. The distribution of the cutoff frequencies 
are linear, however there are +19% frequency shift over the simulation. This is due to 
the process variation of the capacitors and resistors. 
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Figure 7.9 Comparison between measurement and simulation of the cut off frequencies 
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7.4 Measurement of Non-Linearity 
Non-linearity can be measured by a number of different techniques. They include 
graphs of output amplitude versus input amplitude, total harmonic distortion (THD), 
total harmonic distortion plus noise (THD+N) and inter-modulation distortion (IMD). 
Among these techniques, T H D + N is the most widely used one. 
• Transfer characteristic 
One straightforward method of measuring the linearity is by varying a sine wave 
stimulus signal across a wide amplitude range while measuring the output amplitude 
of the filter. 
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Figure 7.10 Transfer characteristic at b"100000" 
Figure 7.10 shows the linear relationship between input and output. It is quite linear 
especially for the range of 50mV and 400mV. 
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• THD+N 
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Codeword: 100000 
-40 - Peak voltage: 0.2V _ 
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FIGURE 7.11 MEASURED OUTPUT SPECTRUM FOR A IKHZ WITH 0.2 V INPUT 
PEAK VOLTAGE '' 0.1 • ' ' 0 2 0.3 0.4 
�I ^ H / 4 ， 
input power -20 -13.97948 -10.4576 -79588 
THD -52.622 -54.9877 -54.1270 -54.6711 
1st Harmonic -23.0032 -23.1436 -19.5526 -17.1041 
2nd Harmonic -77.1910 -78.7365 -75.7138 -73.1037 
3rd Harmonic -84.5159 -99.5359 -78.3171 -82.4313 
Table 7.1 THD of Ik Hz input signals with different magnitudes 
Table 7.1 shows that overall T H D can be achieved better than -50dB. There is a 20dB 
difference from the simulation result. It is because the environment is too noisy and 
the performance of the filter is limited by the PCB design. 
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PEAK VOLTAGE OF TWO TONES/V^ 0.05 0.1 0.15 0.2 
-JV- • 
DIFFERENT / DB -41.45 -44.94 -43 -45.54 
TABLE 7.2 RESULTS OF TWO TONE TEST 
7.5 SUMMARY OF THE PERFORMANCE 
OVERALL PERFORMANCE 
SUPPLY VOLTAGE 1.8V 
Power Consumption 5.95mW 
Overshot of start up 667.5mV 
Settling time 3.12jas 
Frequency Range 1.25 kHz-44.3k Hz 
T H D (0.2Vp, IkHz @ 100000) -54.9dB 
Two Tone Test 
-44.94dB 
(0.1Vp,lkHz, l.lkz@l00000) 
Table 7.3 Table of the performance of the filter 
Above table shows the overall performance of the proposed filter. The tuning 
frequency is ranged from 1.25k Hz — 44.3k Hz. There are +19% frequency shift over 
the simulation because of the process variation of the capacitor and resistor. 
Besides that, the linearity performance is not so good as the simulation results 
because of the noisy environment. The noisy sources mainly come from the 
equipments and PCB. 
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7.6 Comparison on Tuning Ability 
Tuning Ability Comparison 
Tuning Range 
Paper Year Filter Type Tuning Method 
[ratio = Max/Min] 
[8] 1992 Active R C Capacitor Array 2 
[9] 1992 MOSFET-C Variable Resistor 13k/0.5k = 26 
[21] 1999 G m - C Variable G m 100M/30M = 3.3 
[22] 2000 G m - C Variable G m 350M/60M =5.84 
This Work 2005 Active R C C D N 44.3k/l.25k = 35.44 
Table 7.4 Comparison on Tuning Ability 
Table 7.4 shows the comparison of the tuning ability between different tuning 
methods. The literatures propose different tuning methods on different filter types at 
different technology, so it is not fair to compare their operating range, power, speed 
and the size. Therefore the ratio between the maximum and the minimum cutoff 
frequency is used to measure their tuning ability. It shows that the proposed filter 
have the larger tuning ability than the others. 
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CHAPTER 8 
Conclusion 
In this work, a order Butterworth lowpass filter was designed with a 6-bit CDN. 
The use of C D N for frequency tuning can greatly reduce chip size and covers a very 
wide tuning range. The size of the capacitors can be reduced by times with a N-bit 
CDN. This technique can be used for the cutoff frequency control purpose or the 
tuning against the process variation. 
In order to verify the proposed tuning technique, a test chip was fabricated in a 
0.35|Lim C M O S technology. The measurement shows the C D N works with the active 
R C filter properly. The test chip consumes 6 m W from 1.8V supply. The tuning 
frequency is ranged from 1.25k Hz to 44.3k Hz, much wider than other tuning 
approaches. The measured T H D is -50dB, better than other continuous-time filters, 
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